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Output Impedance Shaping for Frequency
Compensation of MOS Audio Power Amplifiers
Ronan van der Zee, Member, IEEE, and Fred Mostert
Abstract—A frequency compensation technique for MOS audio
power amplifiers is presented that allows the frequency compen-
sation capacitors around the power transistors to be smaller than
the circuit parasitics without power or stability penalty. Stability is
analysed by inspecting the output impedance of the closed loop am-
plifier, instead of the traditional open-loop gain. By degenerating
the gain of the penultimate stage, the output impedance is shaped
such that the stability of the audio amplifier is guaranteed for com-
plex loudspeaker loads. The realized amplifier features a THD of
0.005% @ (1 kHz, 10 W), an SNR of 110 dB(A), and stable opera-
tion for any passive load up to 50 nF.
Index Terms—Audio amplifiers, frequency compensation, Miller
compensation, multistage amplifiers, output impedance, power
amplifiers.
I. INTRODUCTION
A UDIO signal processing is increasingly digital, which hasled to ever larger dynamic range and tougher distortion
requirements. The loudspeaker, however, is still driven by an
analog voltage, either by a switching amplifier or a linear ampli-
fier. From an efficiency point of view, switching amplifiers are
preferred, but linear amplifiers are still superior in terms of fre-
quency response, integration level and ease of application. But
even though linear audio power amplifiers have been around for
a long time, the frequency compensation design methodology is
not well established.
The design of integrated audio amplifiers has many similari-
ties to general OPAMP design. A low distortion is required, the
amplifier needs to be stable for a wide load range, and external
stabilization networks -as often used in discrete audio ampli-
fiers- are not acceptable. Frequency compensation schemes for
opamps range from traditional Miller compensation to a myriad
of alternatives that promise a better trade-off between power
consumption, bandwidth and stability [1]–[9]. There are two
problems, though, that limit the applicability in the case of audio
power amplifiers.
The first issue is that all techniques assume compensation
capacitors that are larger than the circuit parasitics [1]–[9]. In
audio power amplifiers, however, most of the chip area is oc-
cupied by the power transistors, so any compensation capacitor
is in fact much smaller than the power transistor’s gate-source
capacitance. In most cases, the largest compensation capacitor
that can be used, is the parasitic gate-drain capacitance
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of the power transistor, which is typically several times smaller
than the gate-source capacitance . Although pole splitting
still occurs, the achievable bandwidth is reduced and distortion
increases.
Another problem lies in the difficulty to assess the suitability
of frequency compensation strategies for complex loads. Be-
cause the stability of an amplifier is usually derived from its
open-loop frequency transfer, the analysis for all possible loads
would become very complex. Consequently, the load is usually
assumed to be fixed [1]–[4], partly variable [5]–[7] or capacitive
in a certain range [8], [9]. This does not provide a full picture
of the behavior of the amplifier for complex loads, which is a
necessity for audio amplifiers due to the very wide impedance
range of real-life loudspeakers [10].
To solve both these issues, we propose a modification to
Nested Miller Compensation (NMC) such that we can use com-
pensation capacitors that are smaller than the power transistor
parasitics without sacrificing bandwidth or power. We arrive
at this result by using an output impedance shaping technique.
Adding to [11], we will present a more thorough discussion of
this technique, including the mathematics behind it. We will
show how this technique reduces mathematical complexity
compared to open-loop analysis, and how it gives insight and
information about stability for all complex loads. Also, the
amplifier is discussed in more detail.
The outline of the paper is as follows: In Section II, the
use of output impedance analysis is motivated. Subsequently,
in Section III, the output impedance is shaped to design the
frequency compensation topology of a MOS audio power
amplifier. Sections IV and V discuss the realization and mea-
surements, with conclusions in Section VI.
II. OUTPUT IMPEDANCE ANALYSIS
A. Stability
For power amplifiers with varying loads, traditional anal-
ysis of the open loop frequency transfer becomes extremely
complicated. Alternatively, analysis of the closed-loop output
impedance offers several advantages. Refer to Fig. 1 for a
classic two-stage Miller compensated opamp in unity-gain
feedback and its corresponding closed-loop output impedance.
Also sketched in Fig. 1 is the impedance of a possible load
capacitor .
An intuitive approach to assess the stability is to notice that
the output impedance is almost purely inductive at the frequency
where the load is purely capacitive, forming a resonant tank that
causes peaking in the frequency response. Also, neither very
small, nor very large will cause problems, as
will intersect a resistive in the far right and far left of the
0018-9200/$25.00 © 2009 IEEE
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Fig. 1. Output impedance of a 2-stage Miller compensated OPAMP.
Fig. 2. Norton equivalent of amplifier with output admittance plot.
plot, respectively. This is in line with common knowledge about
a Miller-compensated opamp [8], and serves as an illustration of
how easy this can be evaluated from .
To address the issue more quantatively, let us first ease the
analysis by representing the amplifier by a current source with
parallel admittances, as shown in Fig. 2. The unloaded ampli-
fier frequency response is . By connecting a load,
this changes to . If is
smaller than , peaking occurs. A special case is
, where an input signal is no longer necessary to
achieve an output signal, commonly referred to as oscillation.
This is only possible if for some frequency. In
that case, there is always a passive load that can
cause the amplifier to oscillate.
For , the amplifier is stable for passive
loads, but peaking in the frequency response is possible. Max-
imum peaking is obtained by minimizing the total admittance
. Given the fact that
Fig. 3. Distortion modeling.
for any passive load, it quickly becomes clear from Fig. 2 that
minimum .
Since and , we
can rewrite the maximum peaking compared to no load to
(1)
B. Distortion
Another property that can directly be derived from is
the distortion. Most of the distortion in audio power ampli-
fiers is generated by the strong non-linearity of the common-
source class-AB biased power transistors. In quiescent, or for
small output currents, they operate in weak inversion. For larger
output currents they operate in saturated strong inversion, and at
the onset of clipping, when the output voltage is near the supply
rails, they operate in the linear region. Since this non-linearity is
mostly determined by the output voltage and load, we can model
the distortion as a distortion current source parallel to the output
transistors. As shown in Fig. 3, we can move this THD source
outside the amplifier, and conclude that lower closed loop
in the audio band means lower distortion.
III. OUTPUT IMPEDANCE SHAPING
We will now actively use in our design procedure to deal
with stability and distortion in relation to the limited compensa-
tion capacitors in a MOS power amplifier.
A. Small
To clarify the issue with a limited Miller capacitance ,
refer to Fig. 1 again. Suppose we decrease compared to
Fig. 1. This means that the high frequency output impedance
increases, as well as the pole
of . Consequently, the inductive behavior of extends
to a much higher frequency, meaning that instability is reached
for smaller load capacitances than originally. To avoid this un-
wanted effect, we have two options. The first is to increase ,
but this comes at the expense of power consumption. The second
option is to keep at the same frequency. This means
the whole curve shifts up, which leads to a higher distor-
tion. We would like to find a better solution to this trade-off be-
tween , power, distortion and stability.
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Fig. 4. Shaping the output impedance.
B. Gain Degeneration
Our solution starts by referring to Fig. 1 again. We decrease
the value of such that the zero in the plot moves higher,
and LF increases. When the zero and the pole of are
close enough together, the phase change in the frequency range
in between is limited, also limiting the maximum peaking. How-
ever, the decrease of has also resulted in a limited LF gain
and thus high distortion. This step is shown in step I of Fig. 4.
The low LF gain is overcome in [8] by using a very large .
We propose to still use our small , and decrease even
further while at the same time increasing (step II in Fig. 4).
Finally, we add an extra stage in front (step III in Fig. 4).
Fig. 5 displays the resulting topology. We will discuss the impli-
cations of these steps after the following mathematical analysis.
To calculate in Fig. 5, we neglect the direct contribu-
tion of and to the output impedance. Since they are
small, this is reasonable to assume. Further below we will show
that this assumption does not lead to large deviations between
calculations and measurements. This yields (2), shown at the
bottom of the page.
To get a simple expression for the poles, we assume that
and . The first assumption says that the
DC-gain of the first stage is considerably larger than 1, which
Fig. 5. NMC with low   .
will usually be the case. The second assumption is also easy
to satisfy, since , being the input capacitance of the second
stage, is small compared to the much larger capacitances of the
final stage. The resulting pole and zero locations of the output
impedance are then as follows:
(3)
The crucial aspect of our solution, as discussed above, was to
decrease while increasing . By increasing such that
, in other words, making the unity-gain
frequency (UGF) of the inner loop much larger than the UGF
of the outer loop, the pole locations can be approximated with
a Taylor expansion and become
The resulting output impedance is shown in Fig. 6. As a ref-
erence, the output impedance of the original two-stage OPAMP
with only and is plotted as a dashed line.
To asses the result, let us first consider a very small capacitive
load in Fig. 6. It intersects an almost real output impedance
in region I, so for a small load capacitance the amplifier is stable.
When is increased, it will cross the output impedance in
an inductive part (II). This constitutes a resonant circuit at that
frequency, leading to peaking in the frequency response. The
amount of peaking, according to (1), is determined by the max-
imum phase of in region II, which is determined by the
ratio between the zero and pole that form the borders of region
II. This distance is equal to a factor ,
and since pF and pF are
determined by the power transistor, we have as design
freedom. We chose , since this is easy to realize as
a source follower in the final schematic. It leads to a pole/zero
(2)
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Fig. 7. Frequency compensation model after adding   .
Fig. 6. Output impedance of Fig. 5.
ratio of 5, which gives a maximum phase of of 45 , corre-
sponding to a maximum peaking of 3 dB according to (1).
Increasing further, the system is more stable again (region
III), and only for larger (region IV) stability is compromised.
Note that the stability of a two-stage Miller compensated opamp
would already be compromised for larger than in Fig. 6,
which is the same factor of 5 lower than in our new design. Thus,
we see that the load limitations imposed by a limited Miller
capacitance have been overcome.
Two remarks are in place at this point. First of all, we have
used a capacitive load in the reasoning above, while real loud-
speakers are RLC loads. We have done this because the max-
imum amount of peaking for any load is decribed by (1), but
it does not specify for which load it occurs. As illustrated in
Fig. 6, the output impedance of our circuit has a positive phase,
meaning that only loads with a capacitive component will cause
problems, so we used as worst case.
A second remark relates to . Because is small, one
might be tempted to look at this structure as simply driving the
gates of the power transistors with a low-impedance source, a
kind of resistive broadbanding. It is not that simple, however,
because a smaller would then be favorable for stability,
Fig. 8. Increase of open loop gain by adding   .
as it limits the capacitive load seen by . Our analysis, how-
ever, shows that a smaller will actually decrease the phase
margin for capacitive loads in region II in Fig. 6.
C. Extra Gain Stage
Although one could accept the topology of Fig. 5, or even de-
generate the first stage gain too, to achieve stability for all capac-
itive loads, this is not an option here since the amplifier still has
too much distortion for our purpose. An extra gain path is added
in parallel to , consisting of and as shown in Fig. 7.
This extra path is dimensioned such that it adds gain (and phase
shift) only below the UGF of the open loop transfer, as shown
in Fig. 8. The extra gain lowers in the audio band further
(Fig. 9), reducing distortion. Fig. 10 shows the more classical
open loop frequency response for various loads. In this case,
of course, we can only analyse a limited number of loads. For
loads of 4 or 10 in parallel to 10 pF or 10 nF, the phase
margin stays above 65 , and for values in between the picture
was similar.
D. Driving the Load
Up to this point, we have assumed a constant , whereas
in reality varies strongly depending on the load current and
output voltage. The calculations are done for the class AB qui-
escence current, where is very low. When the power tran-
sistors carry a larger current, expression (2) shows that the
curve in Fig. 9 simply shifts down, only improving the stability
Authorized licensed use limited to: UNIVERSITEIT TWENTE. Downloaded on April 21, 2009 at 04:54 from IEEE Xplore.  Restrictions apply.
932 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 3, MARCH 2009
Fig. 9. Decrease of   after adding  .
Fig. 10. Open loop response of Fig. 7 for various loads.
Fig. 11. Current feedback bridge configuration.
of the amplifier. Note that the analysis holds for all possible load
impedances. We didn’t need to assume , as is usu-
ally the case.
IV. REALIZATION
The amplifier was realized in the NXP ABCD2 process, an
SOI Bipolar-CMOS-DMOS process with 1 feature size.
The chip is targeted as a quad channel audio amplifier for auto-
motive applications. The four channels drive the loudspeakers
in BTL mode, as shown in Fig. 11, and each bridge half has
the frequency compensation setup as described above. If the
bridge halves would have been equipped with standard differen-
tial pair inputs, the common-mode feedback factor would have
been unity, considerably larger than the differential feedback
Fig. 12. Topology of one channel.
factor it is designed for, giving rise to stability problems. Using
current-mode inputs ensures that the common-mode stability is
the same as the differential-mode stability. As a consequence,
and in Fig. 7 are set by the feedback resistors .
Unfortunately, the configuration of Fig. 11 suffers from unequal
gains to the two bridge halves: and
respectively, which causes asymmetrical
clipping and consequently reduced low distortion output power.
Simply changing one of the ’s is not an option because it
would change stability. The solution is shown in Fig. 12, where
we apply an extra signal to the “middle” of . The gains of
the two bridge halves now become
(4)
For symmetrical clipping, the absolute value of the gains
should be equal. From (4) it follows how must be chosen
to achieve this: . It can also be shown
(although this is easy to see because of the symmetry) that the
extra path has the same effect on and . Therefore, any
distortion caused by , which works open-loop and has to
drive , only results in a common-mode term, not affecting
the differential output voltage.
Fig. 13 shows a simplified circuit schematic of one bridge
half, where component numbering corresponds to Fig. 7. As
mentioned above, the gain is chosen equal to 1 and re-
alized by a source follower which behaves like in
the frequency range of interest. To achieve a high value of ,
must be large, but we need a large anyway because of the
high charge- and discharge currents of the gate of during
crossover and clipping. Class AB control is similar to [12]. The
addition of to drive , however, would reduce the min-
imum supply voltage to . We included
to reduce this value to . Integration of in
the cross-coupled bias circuit instead of realizing it as a separate
level shift reduces quiescent current spread. The quiescent cur-
rent is set by the translinear loop of , , ,
and two stacked (not shown) that generate . of
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Fig. 13. Simplified schematic of one bridge half (  in Fig. 12).
Fig. 14. Chip photo.
is 20 mA. This is close to weak inversion for this power tran-
sistor, and it brings the ratio between quiescent and maximum
current close to 200.
The chip photo is shown in Fig. 14. A major selling point for
automotive amplifiers is the output power of a saturated square
wave output signal. The resistance of the leadframe, bondwires,
on-chip metal and transistor all deteriorate this value. Large
power transistors, three bondwires per pin and a slew-rate much
larger than needed for audio help to reach the measured value of
46 W at 14.4 V supply and a 4 load. Other features include a
low-gain line driver mode, no-plop startup, 10 standby cur-
rent, soft mute, load detection, overtemperature protection that
gradually decreases the gain with rising temperature, and sev-
eral other protection features, all accessible by an I2C interface.
V. MEASUREMENTS
Fig. 15 shows the measured of the packaged product
together with the simulated of the small signal schematic
in Fig. 7. There is a good match, and the stability of the am-
plifier can be assessed from this figure. First of all, the phase
of does not go below 0 phase shift, meaning that induc-
tive loads can not cause any peaking. Capacitive loads are more
dangerous. The phase of stays below 45 above 1 MHz. At
1 MHz, , so the maximum capacitive load for 3 dB
peaking is 50 nF. For larger , stability quickly deteriorates.
Indeed, in extensive measurements with a large number of dif-
ferent complex loads, the amplifier remained stable for any pas-
sive load with a capacitive component less than 50 nF, without
the use of any external stabilizing network.
Fig. 15. Measured and simulated (Fig. 7) output impedance.
Fig. 16. Measured distortion.
The sole exception is a very small resistive load,
because the phase of approaches 180 for low frequencies,
as it would in any amplifier with a second-order open-loop gain.
This also causes the notch in at 20 kHz. The lead frame plus
bondwire resistance is positive, and is almost purely nega-
tive at this frequency. In practice, this means that the amplifier
exhibits less stable behavior when it is in a near-short-circuit sit-
uation. Any actual instability, however, immediately leads to a
large output current because of the low ohmic load, moving the
curve down, increasing stability. In practice, we did not
experience any problems with this phenomenon.
Fig. 16 shows the distortion performance. Typical
is 0.005% @ 1 kHz (10 W, filter 20 Hz–80 kHz), SNR is
110 dB (A).
VI. CONCLUSION
Output impedance shaping is a technique that allows easy
understanding and manipulation of the stability of amplifiers
for complex loads. By degenerating the gain of the penultimate
stage in a power amplifier, a frequency compensation technique
is created that does not need compensation capacitors that are
larger than the power transistor parasitics. This is demonstrated
by the area-efficient realization of a MOS audio power amplifier
that has low THD and good stability over a wide load range.
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